This paper presents a low-power, low-voltage secondorder CA modulator operating from a 1 V power supply. The modulator is implemented in a 0.5 pm CMOS process with 0.32 V threshold voltage transistors. The modulator achieves a dynamic range of 14 bits for an input bandwidth of 7 kHz while dissipating only 425 pW.
INTRODUCTION
The rising demand for portable communication devices with long battery life is motivating designs with everdecreasing power. To reduce power consumption in digital signal processing, one method is to reduce the supply voltage. The drive towards lower operating voltages in the digital domain is forcing analog circuitry to operate at equally low operating voltages. This paper addresses the design and implementation of a micropower XA modulator for A/D conversion in a low voltage (1 V) 0.5 pm process. Relatively little work has been previously published in this area [1, 2] . Section 2 describes the switched-capacitor implementation of the modulator. Sections 3 and 4 discuss the two major building blocks in the circuit -the op-amp and comparator-latch designs respectively. Implementation results are presented in Section 5. Figure 1 shows the block diagram of a second-order CA modulator. Switched-capacitor circuits were chosen to implement the second-order CA modulator as shown in Figure 2 . The design uses a four phase clocking schemetwo non-overlapping clocks: 1 and 2, and two delayed clocks: l a and 2a. The delayed clocks are used to improve the rejection of the clock feedthrough in the CMOS switches [3] .
SWITCHED-CAPACITOR DESIGN
During clock 1, the first integrator samples the input signal onto capacitor C1 while the second integrator samples the output of the first integrator onto capacitor C2. Also during this time, the comparator-latch, acting as the 1-bit quantizer, outputs a 1-bit digital signal using the voltage from the second integrator as input. During clock 2, the digital output from the latch is fed back into each integrator. Each integrator then uses its sampled and feedback signals to perform the integration. The capacitors ratios provides the gain factors in each integrator necessary for stability. Capacitor sizes are chosen based on thermal noise constraints. The modulator is designed to operate at an oversampling frequency of 2 MHz with a target resolution and bandwidth of 14-bits and 7 kHz respectively.
OPERATIONAL AMPLIFIER
The operational amplifier is the most important component in the design of the XA modulator. The performance characteristics of the op-amp, such as gain, phase margin, settling time, determine the accuracy of the discrete-time integrator, which in turn affects the performance of theentire CA modulator.
The operational amplifier used in switched-capacitor integrators theoretically need only to have a open-loop gain equal to the oversampling ratio. In practice, this gain needs 0-7803-44SS-3/98/$1O.O0 0 1998 IEEE to be significantly higher in order to suppress harmonics caused by op-amp non-linearities [1, 4] . In this design, where the dynamic range is l4-bits, the op-amp is chosen
to have an open-loop gain of 85 dB or higher.
With a power supply of 1 V and a transistor threshold voltage of 0.32 V, no more than three transistors can be stacked in the op-amp design without significantly decreasing the transconductance. Hence, choice of design architectures at this low supply voltage is quite limited.
The op-amp design used in this implementation is a differential folded-cascode PMOS input stage followed by an output stage as shown in Figure 3 . The op-amp, shown in Figure 3 , has three common connections to the common-mode feedback circuit shown in Two-thirds of the layout consists of binary weighted compensation capacitors and ,resistors which can be individually switched in and oui. of the circuit via an on-chip switch and an external voltage. The purpose is to ensure that the op-amp can still remain stable in spite of process variations.
Post-layout simulations slhow that the op-amp has a DC gain of 97 dB, a phase margin of 62' , and consumes 180 pW of power. One critical factor in the design of the opamp is the settling time. It was indicated that the target sampling rate is 2 MHz or a period of 500 ns. Integration occurs during half a clock period, meaning that the opamp must settle to a final value within 250 ns. Simulation results indicated that the integrator settles to 0.1% of its final value in 170 ns. Table I summarizes the op-amp performance characteristics. 
COMPARATOR-LATCH
can be partitioned into three sections. Transistors M l , M2, and M3 make up the input differential pair of section one while transistors M4, MS, M6, M7 and switches S1, S2, S3, S4, and S5 make up the switched back-to-back inverters of sections two. These first two sections combined creates the comparator. The remaining four switches M6, M7, M8, and M9 and the two inverters INVl and INV2 make up the latch of section three.
From Figure 7 , the four phase clocking scheme used in the XA modulator is shown in relation to the operation of the comparator-latch. Note that although this is a four phase clock, there are actually eight clock lines since each clock phase also has an inverted signal used to drive CMOS switches. While CLKla is low and CLK2 is high, the comparator is in a reset mode. When CLKla is low, section two of the circuit is "turned off'. In other words, it is not acting as back-to-back inverters since switches S2 and S3 are turned off. Switches S4 and S5 resets the vcpf and vcpsignals by pulling them up to "dd. Transistors M4 and M5 acts as the active load to the differential pair M1 and M2. However, during the reset mode when CLK2 is high, the output of the load transistors (drain of M4 and M5) are shorted through switch S 1.
Referring to the schematic of the XA modulator shown in Figure 2 , the integration at each op-amp is performed during the high of CLK2. When S2 goes low, the differential input voltage from the second op-amp (which has finished the integration) causes a differential voltage to appear at the drains of M4 and M5. When CLKla goes high, switches M2 and M3 turn on and switches S4 and SS turn off, making section two act as back-to-back inverters. The differential voltage on M4 and M5 would then quickly hit rail due to the positive feedback loop of the back-to-back inverters. vrmP+ and vcmp. are thus the differential comparator output voltage that is fed to the latch. During the high of CLKI, the latch output Q tracks the comparator output vcmp+. But when CLKla goes low, the comparator is reset again. Hence, the latch must "lock in" the value before CLKla goes low. This is accomplished by noting that the falling edge of CLKl precedes slightly the falling edge of CLKla. Hence, on the falling edge of CLKl, the latch goes into a store mode that will be used as the feedback signal to the rest of the XA modulator circuit.
IMPLEMENTATION
The comparator-latch combination is responsible for determining whether the integrated signal from the second integrator in the XA modulator is a positive or negative voltage. It then generates a 'one' or 'zero' digital signal within half a clock period.
The modulator was implemented in a 0.5 pm low-power CMOS process with a threshold voltage of 0.32 V for both P-type and N-type transistors. The total core area is 1.3x0.65 mm2. Figure 8 shows the layout of the entire modulator including I/O pads. The preliminary characteristics of the modulator are listed in Table II . A complete characterization of the modulator is in progress. Figure 6 shows the comparator-latch design. This design 
SUMMARY
Micropower ZA modulators are possible using a 1 V CMOS process. Simulations show that this modulator can achieve 14-bits of dynamic range over an audio range of 7 kHz while dissipating 425 pW of power.
Additional power savings can be realized by recognizing that the second op-amp in the modulator can be of lower performance than the first with negligible effect to the modulator's performance. Hence, future work on micropower ZA modulators should include the re-design of the second op-amp. Furthermore, continuous time and higher order architectures can be investigated as well.
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